
30
%+DUGZDUH,QVWDOODWLRQ
%%HIRUH,QVWDOODWLRQ
The ICP Controller is designed for minimum power consumption and maximum opera-
tional security. It therefore contains delicate electrical components (CMOS). In order to
avoid damages caused by electrostatic charges, the following warning must be observed
during installation:
Never take the ICP Controller out of the anti-static bag unless this is done at an anti-
static work place and the person handling the ICP Controller is secured against elec-
trostatic charge through wrist bands. If these instructions are not observed, the user
risks damage or destruction of the CMOS components of the ICP Controller !
%7RROV
Before installing, please switch off the complete computer system and remove all cables
including the power cable. Open the case of the host computer with an appropriate screw-
driver (usually a medium sized Philips screwdriver).
%,QVWDOOLQJWKH&DFKH5$06,00
,WLVQRWSRVVLEOHWRRSHUDWHWKH,&3&RQWUROOHUZLWKRXW&DFKH5$0
7KH,&3&RQWUROOHULVGHOLYHUHGZLWKRXW5$00%
If the ICP Controller is not yet equipped with cache RAM, or if another SIMM is to be in-
stalled, we recommend adding it before you install the ICP Controller in your computer sys-
tem. As mentioned before, the ICP Controller can be run with different cache RAM sizes.
The minimum cache RAM size is 4MB
.
The maximum cache RAM size is 128MB. The ICP
Controller provides one socket for a standard 72 PIN SIMM (Single Inline Memory Module).
The SIMM can either have parity (=36 Bit), or non-parity (=32 Bit). The ICP Controller's
memory controller can use a Fast Page Mode (FPM) SIMM with 60ns (or less) or an Ex-
tended Data Out (EDO) SIMM with 50ns. The use of an EDO SIMM increases the perform-
ance of the ICP Controller. The SIMM is correctly plugged into the SIMM socket if it is
engaged correctly into the socket's metal hooks and if all contacts of the SIMM are equally
contacting the corresponding pins of the socket.
Automatic Cache RAM Recognition
Each time you switch on the computer system, the ICP Controller automatically recognizes
how much cache RAM is available and configures itself accordingly.
Kommentare zu diesen Handbüchern